Which failure mode occurs due to increasing gate capacitance in nanoscale MOSFETs?

💡 Explanation

Increased gate capacitance in nanoscale MOSFETs raises gate control, enabling OFF-state channel formation, leading to increased subthreshold leakage current because more charge affects the channel potential. Therefore option B, rather than improved performance, occurs at these scales due to capacitance.

• Which effect results when a dielectric window impedance mismatch occurs in radar propagation?
• Which outcome occurs the further an X-ray's wavelength approaches the dimension of a crystal lattice?
• Which consequence immediately arises in a CNOT logic gate implemented using weakly overlapping quantum dot wave functions?
• Which consequence occurs during isentropic expansion within a Carnot engine?
• Which process limits maximum Carnot cycle efficiency in real closed-cycle gas turbines?
• Which outcome results as a dielectric degrades within an RF capacitor used within an amplifier circuit?